

#### Is Now Part of



# ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



Jan 2013

# FDD8870 F085

# N-Channel PowerTrench<sup>®</sup> MOSFET 30V, 160A, 3.9m $\Omega$

#### **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{\mbox{\scriptsize DS(ON)}}$  and fast switching speed.

#### **Applications**

DC/DC converters



#### **Features**

- $r_{DS(ON)} = 3.9 m\Omega$ ,  $V_{GS} = 10 V$ ,  $I_D = 35 A$
- $r_{DS(ON)} = 4.4 \text{m}\Omega$ ,  $V_{GS} = 4.5 \text{V}$ ,  $I_D = 35 \text{A}$
- High performance trench technology for extremely low rDS(ON)
- · Low gate charge
- · High power and current handling capability
- Qualified to AEC Q101
- · RoHS Compliant





#### MOSFET Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	30	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 10V) (Note 1)	160	Α
$I_D$	Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 4.5V) (Note 1)	150	Α
	Continuous ( $T_{amb} = 25^{\circ}C$ , $V_{GS} = 10V$ , with $R_{\theta JA} = 52^{\circ}C/W$ )	21	Α
	Pulsed	Figure 4	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	690	mJ
	Power dissipation	160	W
$P_{D}$	Derate above 25°C	1.07	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-252	0.94	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252	100	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in <sup>2</sup> copper pad area	52	°C/W

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8870	FDD8870_F085	TO-252AA	13"	12mm	2500 units

# **Electrical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Char	Off Characteristics						
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	-	-	V	
1	Jaro Cata Valtaga Drain Current	V <sub>DS</sub> = 24V	-	-	1	μА	
I <sub>DSS</sub> Zero Gate Voltage Drain Current		$V_{GS} = 0V$ $T_C = 150^{\circ}C$	-	-	250	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20V$	-	-	±100	nA	

#### On Characteristics

V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.2	-	2.5	V
		I <sub>D</sub> = 35A, V <sub>GS</sub> = 10V	-	0.0032	0.0039	
r <sub>DS(ON)</sub>   Drain to Source On Resistance		I <sub>D</sub> = 35A, V <sub>GS</sub> = 4.5V	-	0.0036	0.0044	
	$I_D = 35A, V_{GS} = 10V,$ $T_J = 175^{\circ}C$	-	0.0051	0.0063	32	

#### **Dynamic Characteristics**

C <sub>ISS</sub>	Input Capacitance	V - 45V V - 0V	-	5160	-	pF
C <sub>OSS</sub>	Output Capacitance	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f = 1MHz	-	990	-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	1 - 111112	-	590	-	pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = 0.5V$ , $f = 1MHz$	-	2.1	-	Ω
$Q_{g(TOT)}$	Total Gate Charge at 10V	V <sub>GS</sub> = 0V to 10V	-	91	118	nC
$Q_{g(5)}$	Total Gate Charge at 5V	V <sub>GS</sub> = 0V to 5V	-	48	62	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $I_{D} = 35A$	-	5	6.5	nC
$Q_{gs}$	Gate to Source Gate Charge	$I_{0} = 35A$	-	14	ı	nC
$Q_{gs2}$	Gate Charge Threshold to Plateau	] .g	-	9	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		-	18	-	nC


# **Switching Characteristics** $(V_{GS} = 10V)$


t <sub>ON</sub>	Turn-On Time		-	-	139	ns
t <sub>d(ON)</sub>	Turn-On Delay Time		-	9	-	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15V, I <sub>D</sub> = 35A	-	83	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS}$ = 10V, $R_{GS}$ = 3.3 $\Omega$	-	83	-	ns
t <sub>f</sub>	Fall Time		-	42	-	ns
t <sub>OFF</sub>	Turn-Off Time	]	-	-	189	ns

#### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Voltage	I <sub>SD</sub> = 35A	-	-	1.25	V
	Source to Drain blode voltage	I <sub>SD</sub> = 15A	-	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 35A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	37	ns
Q <sub>RR</sub>	Reverse Recovered Charge	$I_{SD} = 35A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	21	nC

Notes: 1: Package current limitation is 35A. 2: Starting  $T_J = 25$ °C, L = 1.77mH,  $I_{AS} = 28A$ ,  $V_{DD} = 27V$ ,  $V_{GS} = 10V$ .








Figure 1. Normalized Power Dissipation vs Case Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability

©2013 Fairchild Semiconductor Corporation FDD8870\_F085 Rev. C1






Figure 5. Forward Bias Safe Operating Area

 $\begin{array}{c} & 10 \\ V_{DS}, \, DRAIN \, TO \, SOURCE \, VOLTAGE \, (V) \end{array}$ 


60

0.1

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Gate Voltage and Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

# Typical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

## **Test Circuits and Waveforms**




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
 (EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $\mathsf{P}_{\mathsf{DM}}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\Theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared




Figure 21. Thermal Resistance vs Mounting
Pad Area

```
PSPICE Electrical Model
.SUBCKT FDD8870 2 1 3; rev July 2003
Ca 12 8 4.2e-9
Cb 15 14 4.2e-9
                                                                                                  LDRAIN
                                                             DPLCAP
                                                                                                          DRAIN
Cin 6 8 4.7e-9
                                                          10
Dbody 7 5 DbodyMOD
                                                                                                 RLDRAIN
                                                                       RSLC1
Dbreak 5 11 DbreakMOD
                                                                                   DBREAK 
Dplcap 10 5 DplcapMOD
                                                           RSLC2
                                                                         FSI C
                                                                                         11
Ebreak 11 7 17 18 32.7
                                                                       50
Eds 14 8 5 8 1
Egs 13 8 6 8 1
                                                                                               DBODY
                                                                       RDRAIN
                                                                                 EBREAK
                                                    ESG
Esa 6 10 6 8 1
                                                             FVTHRES
Evthres 6 21 19 8 1
                                                               \left(\frac{19}{8}\right)
Evtemp 20 6 18 22 1
                                                                                   MWFAK
                                    LGATE
                                                  EVTEMP
                             GATE
                                           RGATE
                                    ____
                                                    18
22
It 8 17 1
                                                                         MMED
                                           9
                                                 20
                                                                  4 MSTRO
                                   RI GATE
Lgate 1 9 5e-9
                                                                                                 LSOURCE
                                                                  CIN
                                                                                                          SOURCE
Ldrain 2 5 1.0e-9
Lsource 3 7 2e-9
                                                                                   RSOURCE
                                                                                                RLSOURCE
RLgate 1 9 50
                                                                                       RBREAK
RLdrain 2 5 10
                                                      <u>13</u>
8
                                                          14
13
                                                                                               18
RLsource 3 7 20
                                                                                               RVTEMP
                                                           Mmed 16 6 8 8 MmedMOD
                                                                  СВ
                                                                                                19
                                             CA
Mstro 16 6 8 8 MstroMOD
                                                                                  IT
                                                                      14
Mweak 16 21 8 8 MweakMOD
                                                                                                 VBAT
                                                     EGS
Rbreak 17 18 RbreakMOD 1
                                                                                8
Rdrain 50 16 RdrainMOD 1.57e-3
                                                                                      RVTHRES
Rgate 9 20 2.1
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.2e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vhat 22 19 DC 1
ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*500),10))}
.MODEL DbodyMOD D (IS=1.3E-11 IKF=10 N=1.01 RS=1.8e-3 TRS1=8e-4 TRS2=2e-7
+ CJO=2e-9 M=0.57 TT=1e-10 XTI=0.9)
.MODEL DbreakMOD D (RS=8e-2 TRS1=1e-3 TRS2=-8.9e-6)
.MODEL DplcapMOD D (CJO=1.6e-9 IS=1e-30 N=10 M=0.38)
.MODEL MmedMOD NMOS (VTO=1.76 KP=10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.1 T ABS=25)
.MODEL MstroMOD NMOS (VTO=2.2 KP=650 IS=1e-30 N=10 TOX=1 L=1u W=1u T ABS=25)
.MODEL MweakMOD NMOS (VTO=1.47 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=21 RS=0.1 T_ABS=25)
.MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-4e-7)
.MODEL RdrainMOD RES (TC1=2e-4 TC2=8e-6)
MODEL RSLCMOD RES (TC1=9e-4 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=8e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2e-3 TC2=-9.5e-6)
.MODEL RytempMOD RES (TC1=-2.6e-3 TC2=2e-7)
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-4)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-2)
FNDS
Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank
```

©2013 Fairchild Semiconductor Corporation

Wheatley.

```
SABER Electrical Model
rev July 2003
template FDD8870 n2,n1,n3 =m_temp
electrical n2,n1,n3
number m_temp=25
var i iscl
dp..model dbodymod = (isl=1.3e-11,ikf=10,nl=1.01,rs=1.8e-3,trs1=8e-4,trs2=2e-7,cjo=2e-9,m=0.57,tt=1e-10,xti=0.9)
dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=1.6e-9,isl=10e-30,nl=10,m=0.38)
m..model mmedmod = (type=_n,vto=1.76,kp=10,is=1e-30,tox=1)
m..model mstrongmod = (type=_n,vto=2.2,kp=650,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=1.47,kp=0.05,is=1e-30, tox=1,rs=0.1)
                                                                                                              LDRAIN
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-3)
                                                                      DPLCAP
                                                                                                                       DRAIN
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-4)
                                                                  10
sw vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5)
                                                                                                              RLDRAIN
sw vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2)
                                                                                 RSLC1
c.ca n12 n8 = 4.2e-9
                                                                                 51
                                                                    RSLC2 €
c.cb n15 n14 = 4.2e-9
                                                                                   ISCI
c.cin n6 n8 = 4.7e-9
                                                                                             DBREAK
                                                                                  50
dp.dbody n7 n5 = model=dbodymod
                                                                                RDRAIN
                                                                 8
dp.dbreak n5 n11 = model=dbreakmod
                                                           FSG
                                                                                                              DBODY
dp.dplcap n10 n5 = model=dplcapmod
                                                                      EVTHRES
                                                                         (<u>19</u>)
                                                                                               MWEAK
                                          LGATE
                                                          EVTEMP
spe.ebreak n11 n7 n17 n18 = 32.7
                                  GATE
                                                                                               EBREAK
spe.eds n14 n8 n5 n8 = 1
                                                                                   MMED
spe.egs n13 n8 n6 n8 = 1
                                                                            ✓MSTRO
                                          RLGATE
spe.esg n6 n10 n6 n8 = 1
                                                                                                              LSOURCE
spe.evthres n6 n21 n19 n8 = 1
                                                                           CIN
                                                                                                                       SOURCE
spe.evtemp n20 n6 n18 n22 = 1
                                                                                            RSOURCE
                                                                                                             RLSOURCE
i.it n8 n17 = 1
                                                                                                  RBREAK
I.lgate n1 n9 = 5e-9
I.Idrain n2 n5 = 1.0e-9
                                                                                                          ₹RVTEMP
                                                                    oS2B
I.Isource n3 n7 = 2e-9
                                                                                                            19
                                                     СА
                                                                                             IT
                                                                                                (♠
                                                                                14
res.rlgate n1 n9 = 50
                                                                                                              VBAT
res.rldrain n2 n5 = 10
                                                             EGS
                                                                        EDS
res.rlsource n3 n7 = 20
m.mmed n16 n6 n8 n8 = model=mmedmod, I=1u, w=1u, temp=m_temp
                                                                                                  RVTHRES
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u, temp=m_temp
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u, temp=m_temp
res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-4e-7
res.rdrain n50 n16 = 1.57e-3, tc1=2e-4,tc2=8e-6
res.rgate n9 n20 = 2.1
res.rslc1 n5 n51 = 1e-6, tc1=9e-4,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.2e-3, tc1=8e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-2e-3,tc2=-9.5e-6
res.rvtemp n18 n19 = 1. tc1=-2.6e-3.tc2=2e-7
sw vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))
```

©2013 Fairchild Semiconductor Corporation FDD8870\_F085 Rev. C1


# PSPICE Thermal Model REV 23 July 2003 FDD8870T

CTHERM1 TH 6 1e-3 CTHERM2 6 5 2e-3 CTHERM3 5 4 3e-3 CTHERM4 4 3 9e-3 CTHERM5 3 2 1e-2 CTHERM6 2 TL 2e-2

RTHERM1 TH 6 3e-2 RTHERM2 6 5 8e-2 RTHERM3 5 4 1.1e-1 RTHERM4 4 3 1.6e-1 RTHERM5 3 2 1.72e-1 RTHERM6 2 TL 2e-1

#### SABER Thermal Model

SABER thermal model FDD8870T template thermal\_model th tl thermal\_c th, tl { thermal\_c th, tl = 1000 therm.ctherm1 th = 1000 ctherm.ctherm2 = 1000 ctherm.ctherm3 = 1000 ctherm.ctherm3 = 1000 ctherm.ctherm4 = 1000 ctherm.ctherm5 = 1000 ctherm.ctherm5 = 1000 ctherm.ctherm6 = 1000 ctherm.ctherm6 = 1000 ctherm.ctherm6 = 1000 ctherm.rtherm1 th = 1000 ctherm.rtherm2 = 1000 ctherm.rtherm3 = 1000 ctherm.rtherm3 = 1000 ctherm.rtherm4 = 1000 ctherm.rtherm4 = 1000 ctherm.rtherm5 = 1000 ctherm.rtherm6 = 1000 ctherm.rtherm6 = 1000 ctherm.rtherm6 = 1000 ctherm1 ctherm1 ctherm2 ctherm2 ctherm3 = 1000 ctherm2 ctherm3 ctherm3







#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAPTM\* BitSiC® Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT<sup>TM</sup> CTL™ Current Transfer Logic™

DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™ **ESBC™** 

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT<sup>®</sup> FAST® FastvCore™ FETBench™ FlashWriter® \*

F-PFS™ FRFET®

Global Power Resource<sup>SM</sup> Green Bridge™ Green FPS™

Green FPS™ e-Series™ Gmax™

GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™

OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS<sup>TM</sup>

Programmable Active Droop™ QFET®

QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM<sup>®</sup> STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS<sup>®</sup> SyncFET™ Sync-Lock™

SYSTEM ®\*

The Power Franchise®

bwer tranchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC® TriFault Detect™ TRUECURRENT®\* uSerDes™

UHC<sup>®</sup> Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XSTM

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification Product Status		Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I61

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative