Contents

Atmel FPGA Integrated Development System (IDS) contains the following items:

- IDS Installation Guide
- · CD-ROM containing all necessary software and online documents

Features

- Support for Industry-standard PC and Workstation Tools
- Schematic, PLD, Verilog[®] and VHDL Design Entry Supported
- Macro Libraries for AT40K/AT40KAL and AT6000 FPGA Families
- Automatic Macro Generators for AT40K and AT6000
- HDL Planner for VHDL and Verilog Entry
- Hierarchy Browser
- User Library Management
- Technology Mapping
- Multi-chip Partitioning
- Floor Planning Capability
- Graphical Constraint Entry
- Incremental Design Change
- Timing Driven Design with Advanced Static Timing Analysis
- Automatic Place and Route
- Interactive Layout Editing
- Power Calculation
- Full Back-annotation for Functional and Post-layout Simulation
- Online Tutorials for New and Advanced Users
- Applications Support
- FPGA Applications Hotline (408) 436-4119 or fpga@atmel.com
- FAQ and Application Notes at http://www.atmel.com/atmel/products/prod3.htm
- Maintenance
- Software Support for One Month is Included

Description

Atmel's Integrated Development System (IDS) lets designers create fast, predictable designs with AT40K/AT40KAL and AT6000 Series FPGAs.

Available for use with Windows[®] 98/2000, Windows NT[®] and Sun Solaris[™]/SunOS UNIX Workstation-based computers, IDS combines industry-standard software for design entry, synthesis and simulation with Atmel's proprietary software for component generation, automatic and interactive placement and routing, timing analysis and bitstream generation.

The IDS Desktop is shown in Figure 1. The Design Flow Bar provides push-button access to all the steps in the design flow. This includes opening schematic entry and synthesis tools and generating files for simulations automatically.

Figure 2 shows the HDL Planner tool which is used for VHDL and Verilog Design Entry. Figure 3 shows the Macro Generator used to generate standard components with optimal layout and performance.



Atmel FPGA Integrated Development System (IDS)







Figure 1. Integrated Development System

E Fi	garo -	averag	jer : c:\a	tmel\exa	mples\	at40k\o	ds\avera	iger\vho						_ 8 ×
Ele	Edit	View	Library	Iming		Tools	Options	Windo						
.4.	5	- 4B	0	🔁 🏭) Ope	n 🕅 Map	Parts	Compile		e 🔁 HE 🏋 🖌	<u>ا</u>			
	88 C	- eliqmo	laverager	/A				_ [X	Map Browser - /av	verager			
8	- Po	i Place	Opt Plac	e 🔰 Ini Ro	ute 🌔	t Route	BI Str			averager (av	eræger)			-
€	7.Ja	_ ,	******			******			Ы	- 🔳 U43 (F08				
Q	4	3 5			00		1		11	- U128 (F0				
Eq.	A			0000	000	0000				- U129 (FO	-			
戵	12	111		0000		0000	1			- U130 (FO				
44	8					0000				- U132 (FO				
3	d.	1 1	0000	000,0		9999				- 0133 (70				
	-				0.00	0.0	A.L.							
0	1									Parts - Javerager				
	₩ ₩						6			Add Partition				
10	₩	112					÷			PAGE Pertor				
8	- 83		*******	******	******	******					e			-
102												>		
cx.	1										000	-		_
	R													
	\oplus	1									1-14	4940-104C1		
	04					1	۱.		_ EI		1	۱		-
	1	1							<u> </u>	•	_			► //.
			o - Finishe											
										d Unrouted Nets to	14%, for cu	rent device.		
Comp	pile: info	- 5 Z00	mievels u	se u.3 MB	rytes for	device (ecoon bibl	aps (of a	owed	3.0 MBytes).				
	T													
				T						,			,	
Tra	anscri	ipt	Sta	atus		Intera	ctive		Desig	n	■ Parts/F	Pinouts	Н	ierarchy
W	Vindov	N	E	Bar	L	ayout	Editor	F	low E	ar	Edi	tor	E	Browser

FPGA IDS

Figure 2. HDL Planner Tool

oject View Edit VHDL Design Everest Views Reports Help Interault E E E E Component Name: Register InterAction Internet Latch, with output enable Overflow should be calculated only after sign of the SUM is determined, which can happen only on the next clockedge. process (CLK,RN) begin if(PN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1); DATAAsign <= D'; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABtinp + CIN; DATAAsign <= DATAA(WIDTH-1); DATABsign <= DATAA(WIDTH-1); end if, end provess; Macro Generator Macro VHDL/Verilog										
lefault Image: Component Name: Register Image:	HDL Planning Software For at40k FPGAs: averager.vhd									
ategory Name: Component Name: Register IatchOen-Transparent Latch, with output enable Define Instantiate Overflow should be calculated only after sign of the SUM is determined, Instantiate Instantiate Overflow should be calculated only after sign of the SUM is determined, Instantiate Instantiate Overflow should be calculated only after sign of the SUM is determined, Instantiate Instantiate process (CLK,RN) process (CLK,RN) Instantiate Instantiate begin if(RN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1); DATAAsign <= D'; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABt np + CIN; DATAAsign <= DATAA(WIDTH-1); DATABsign <= DATAA(WIDTH-1); end if, end process; Instantiate Instantiate Macro Generator Macro VHDL/Verilog	<u>P</u> roject <u>V</u> iew <u>E</u> dit V <u>H</u> DL <u>D</u> esign Everest_ Views <u>R</u> eports <u>H</u> elp									
Register IatchOen-Transparent Latch, with output enable Define Instantiate Overflow should be calculated only after sign which can happen only on the next clockedge. of the SUM is determined, Image: Constant sector sect	Default 💽 🚍 🗐 🗁 🖆 🖬 🖨 🖄 🖬 🛱 👯 🗛 🖳 🛧 🛨									
Overflow should be calculated only after sign of the SUM is determined, which can happen only on the next clockedge. process (CLK,RN) begin if(PN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1); DATAAsign <= 'D'; DATABsign <= 'D'; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABtmp + CIN; DATAAsign <= DATAA{(WIDTH-1); DATABsign <= DATAA(WIDTH-1); end process; vatmel/exxample stat40k/hdlplan\vhdl-ex\averager.vhd Macro Generator Macro	Category Name: Component Name:									
which can happen only on the next clockedge. process (CLK,RN) begin if(RN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1); DATAAsign <= D'; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABtinp + CIN; DATAAsign <= DATAAtmp + DATABtinp + CIN; end if, end process; vatmelvexamples vat40k/vdlplan/vhdl-ex/averager.vhd Macro Generator Macro Macro VHDL/Verilog	Register IatchOen-Transparent Latch, with output enable Define Instantiate									
which can happen only on the next clockedge. process (CLK,RN) begin if(RN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1); DATAAsign <= D; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABtinp + CIN; DATAAsign <= DATA4(WIDTH-1); DATABsign <= DATAA(WIDTH-1); end if, end process; vatmelvexample vat40k/hdlplan/vhdl-ex/averager.vhd Macro Generator Macro VHDL/Verilog	Overflow should be calculated only after sign of the SLIM is determined									
process (CLK,RN) begin if(RN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_v ECTOR(setOrReset,WIDTH+1); DATAAsign <= "0"; DATABsign <= "0"; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABtmp + CIN; DATAAsign <= DATAA (WIDTH-1); DATABsign <= DATAA(WIDTH-1); end if, end process; vatmel/examples/vat40k/hdlplan/vhdl-ex/vaverager.vhd Macro Generator Macro VHDL/Verilog										
begin if(PN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1);	which can happen only on the next clockedge.									
begin if(PN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1);										
begin if(PN = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1); DATAAsign <= "0"; DATABsign <= "0"; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABt mp + CIN; DATAAsign <= DATAA (WIDTH-1); DATABsign <= DATAA(WIDTH-1); end if; end process; Macro Generator Macro VHDL/Verilog										
if(R N = setOrResetLevel) then SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1); DATAAsign <= 'D'; DATABsign <= 'D'; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABt mp + CIN; DATAAsign <= DATA4 (WIDTH-1); DATABsign <= DATA4(WIDTH-1); end if; end protess; \										
SUMtmp <= CONV_STD_LOGIC_V	사람이 아버지에게 가지 않는 것이 없는 것이 가지 않는 것이 같은 것이 없는 것이 같은 것이 같이 가지 않는 것이 없는 것이 없다. 나는 것이 없는 것이 없다. 것이 없는 것이 없다. 것이 없는 것이 없다. 것이 없는 것이 없다. 것이 없는 것이 않이									
DATAAsign <= "0"; DATABsign <= "0"; elsif (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABt mp + CIN; DATAAsign <= DATAA (WIDTH-1); DATABsign <= DATAA(WIDTH-1); end if; end process; vatmel/examples/at40k/hdlplan/whdl-ex/averager.vhd Macro Generator Macro VHDL/Verilog										
els if (CLK = clockEdge and CLK'event) then SUMtmp <= DATAAtmp + DATABt np + CIN; DATAAsign <= DATA4 (WIDTH-1); DATABsign <= DATA4(WIDTH-1); end if, end process; vatmel/examples/vat40k/hdlplan/whdl-ex/vaverager.vhd Macro Generator Macro VHDL/Verilog	SUMtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH+1);									
SUMtmp <= DATAAtmp + DATABt mp + CIN; DATAAsign <= DATAA (WIDTH-1); DATABsign <= DATAA(WIDTH-1);	DATAAsign <= ט'; DATABsign <= ט';									
DATAAsign <= DATAA (WIDTH-1); DATABsign <= DATAA(WIDTH-1); end if; end process; vatmel/example s/at40k/hdlplan/whdl-ex/averager.vhd Macro Generator Macro VHDL/Verilog	els <mark>if (CLK = clockEdge and CLK'event) th</mark> en									
end if; end process; vatmel/examples/vat40k/hdlplan/vhdl-ex/vaverager.vhd Macro Generator Macro VHDL/Verilog	SUMtmp <= DATAAtmp + DATABtmp + CIN;									
end process; vatmel/examples/vat40k/hdlplan/whdl-ex/vaverager.vhd Macro Generator Macro VHDL/Verilog	DATAAsign <= DATAA(WIDTH-1); DATABsign <= DATAA(WIDTH-1);									
Vatmel/examples/vat40k/hdlplan/whdl-ex/vaverager.vhd Macro Generator Macro VHDL/Verilog	end if;									
Vatmel/examples/vat40k/hdlplan/whdl-ex/vaverager.vhd Macro Generator Macro VHDL/Verilog	end process;									
Macro Generator Macro VHDL/Verilog										
Macro Generator Macro VHDL/Verilog										
5	c:\atmel\examples\at40k\hdlplan\vhdl-ex\averager.vhd									
5										
5										
Categories Components Editor	•									
	Categories Components Editor									





Figure 3. Macro Generator

AT40K Macro Ge	enerators				_ 🗆
CarryIn				्न	
NoRegister	C Register	C Disabled		Adder-Carry Select	
CarryOut	O Register	Disabled	Ade	der-Ripple Carry	
			Co	mparator	
-	nput 💿 Outpu	t 🔿 Both	De	eductor	
Signed Overflov	v Pin		In	crement/Decrement by *	1
Width 4	Pitch 1	Aspect Ratio	0.50	ncrement/Decrement by	value
		·		Multiplier-Serial Parallel	
Invert clock	M	Initialization Polarity	/ = Low	Multiplier-Signed	
 Reset 	O Set	None		Multiplier-Unsigned	
		1		Multiplier-Signed Pipelin	
				Multiplier-Unsigned Pipe	
Arithmetic	Counters DSP	I/O Logic Memo		-	
			ory 🕨	Options	
Macro Name	add_r4			Hard Macro	
Pin Map File Name				Generate So	chematic
User Library	user.lib			✓ Brpwse	Batch
Add to Batch	Generate	Cancel	Help	View Batch	Size 0
					Ĩ
atch Macro Gene ability Categori		omponent Options		Macro Generator Components	Batch Size Indicator

Ordering IDS and CAE Tools

When IDS is shipped, the CD contains library support and interfaces to all the listed CAE tools, see on page 6.

A month evaluation copy of Exemplar LeonardoSpectrum[®] Synthesis tool is shipped on the CD.

For other CAE tools listed, the libraries and interface are supplied on the IDS CD. For the vendor software and licensing you should go directly to the third-party vendor. Atmel does not supply these systems. Many of the listed tools have evaluation copies available on their web sites.

Simulation Libraries

A month evaluation copy of ModelSim[®] Simulator is shipped on the CD.

There are many other simulators available on the worldwide web. The IDS CD does include fully verified Verilog and VHDL VITAL[®] libraries. These can be compiled and used with any other simulation tool that is Verilog or VHDL compliant. IDS will export a Functional Netlist for pre-layout simulation and a Post-layout Netlist and SDF files for Postlayout Simulation.

The only difference with "Unsupported" tools is that there are not tutorials for these tools, and they are not fully integrated to IDS.

Annual Maintenance Agreements

Annual maintenance agreements are available for each Package Option in the Integrated Development System (IDS). The first year of maintenance is included in the purchase price – renewal is optional. Maintenance agreements give the users direct access to Atmel's experienced technical support staff and cover software upgrades that keep engineers on the leading edge of Atmel's design tools.

System Requirements

PC-based Systems

For a single-user system, IDS requires a personal computer with a 80486 or greater micro-processor equipped as follows; or better.

- 3.5-inch 1.44 MB capacity high-density disk drive (recommended)
- CD-ROM drive
- 200 MB minimum hard drive (both IDS and Viewlogic)
- 48 MB extended memory minimum (64 MB recommended for larger designs using Timing and Mapping)
- Serial interface port
- Parallel interface port
- MS-DOS, release 5.0
- Microsoft Windows 95/98/2000, NT 3.51, or NT 4.0 or higher
- VGA graphics card and display monitor
- · Windows compatible mouse
- A permanent swap space of 64 MB: refer to the Windows documentation for details on its setup
- · Sufficient disk space for file archival and management

Sun-based Systems

For a single-user system, IDS requires a Sun Sparcstation[®] workstation equipped as follows:

- CD-ROM drive (local or network)
- 200 MB (minimum) hard drive 50 MB hard disk space allocated as swap space
- 64 MB RAM
- SUNOS 4.1.2/Solaris 2.4 or higher
- X11R4/Motif 1.1.4, X11R5/Motif 1.2, or OpenWindows 3.x



CAE Tools Supported by IDS

Vendor	Tool	Version	Туре	Platform	AT40K AT40KAL	AT6000	Software Ordering Code	Maintenance Ordering Code
c · · c · ®	ViewDraw [™]	1.1+	Schematic	PC	x	x		See Viewlogic Table for Ordering
eProduct Designer®	Digital Fusion [™]	1.1+	Simulation	PC	x	x	On a Minuda air	
	ViewDraw [™]	5.3.1 - 6.0+	Schematic	Sun	x	x	 See Viewlogic Table for Ordering 	
Viewlogic [®] Powerview [™]	ViewSim [™]	5.3.1 - 6.0+	Simulation	Sun	x	x		
	ViewSynthesis [™]	5.3.1 - 6.0+	Synthesis	Sun	x	x	-	
	Express [®] /Capture [®]	9.1+	Schematic	PC	x	x		ATDM2100PC
Orcad [®]	Express [®] /Capture [®]	9.1+	Simulation	PC	x	x	ATDS2100PC	
	Express [®] /Capture [®]	9.1+	Synthesis	PC	x	x	-	
Synplicity®	Synplify [™]	5.1.2+	Synthesis	PC/Sun	x		ATDS2100PC	ATDM2100PC
т тм	ModelSim [™]	4.7b+	Simulation	PC	x	x	ATDS2100PC	ATDM2100PC
Model Technology [™]	ModelSim [™]	5.1+	Simulation	Sun	x	x	ATDS2100SN	ATDM2100SN
	LeonardoSpectrum [™]	3+	Synthesis	PC	x	x	ATDS2100PC	ATDM2100PC
Exemplar™	Galileo Extreme [™]	4.1+	Synthesis	PC/Sun	x	x		ATDM2100SN
	Leonardo Extreme [™]	4.1+	Synthesis	PC/Sun	x	x	ATDS2100SN	
	FPGA Express [™]	2.1+	Synthesis	PC	x	x	ATDS2100PC	ATDM2100PC
	FPGA Compiler [™]	3.2+	Synthesis	Sun	x	x	ATDS2100SN	
Synopsys®	Design Compiler [™]	3.2+	Synthesis	Sun	x	x		ATDM2100SN
	VSS VHDL Simulator™	3.2+	Simulation	Sun	x	х		

AT6000 Only

Vendor	ΤοοΙ	Version	Туре	Platform	AT6000	Software Ordering Code	Maintenance Ordering Code
	Design Architect [™]	8.2 - 8.4	Schematic	Sun	х		ATDM2100SN
	Quicksim [™]	8.2 - 8.4	Simulation	Sun	x		
Mentor Idea Station	ENWrite [™]	8.2 - 8.4		Sun	x	ATDS2100SN	
	ENRead [™]	8.2 - 8.4		Sun	x		
	SG	8.2 - 8.4	Schematic Gen	Sun	x		
	Concept [™]	1.6 - p4+	Schematic	Sun	x	_	ATDM2100SN
Cadence 9504 or	Verilog-XL [™]	2.3.14+	Simulation	Sun	x		
Higher	SDF Annotator	2.0.5		Sun	x	ATDS2100SN	
	SDF Interface	5.0.5		Sun	x		

FPGA IDS

Design Hardware

ATDH40M	AT40K Series FPGA Prototyping Kit (One Daughterboard included - Specify)			
ATDH40D84	Daughter Board Attachment - 84PLCC			
ATDH40D100R Daughter Board Attachment - 100RQFP				
ATDH40D100	IDH40D100 Daughter Board Attachment - 100VQFP			
ATDH40D144	Daughter Board Attachment - 144TQFP			
ATDH40D160	Daughter Board Attachment - 160PQFP			
ATDH40D208	Daughter Board Attachment - 208PQFP			
ATDH40D240	Daughter Board Attachment - 240PQFP			
ATDH2000	AT6000 Series FPGA Demonstration Board			
ATDH2080	AT6000 Series FPGA Prototyping Kit			
ATDH2200E	AT17 Series Configurator Programming Kit (Enhanced)			
ATDH2221	20-pin SOIC Adapter for ATDH2200			
ATDH2222	20-pin PLCC Adapter for ATDH2200			
ATDH2223	8-lead SOIC Adapter for ATDH2200			
ATDH2224	44-lead TQFP Adapter for ATDH2200			
ATDH2226	32-lead TQFP Adapter for ATDH2200			
ATDH2227	44-lead PLCC Adapter for ATDH2200			
ATDH2225	Standalone In-System Programming Cable			





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Átmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel FPGA Hotline 1-(408) 436-4119

Atmel FPGA e-mail fpga@atmel.com

FAQ

Accessible on web site

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems..

Design Architecht, QuickSim, ENWrite, ENRead, LeaonardoSpectrum and Exemplar are the trademarks of Mentor Graphics Corporation. Idea Station, Galileo and Leonardo are the registered trademarks of Mentor Graphics Corporation. Sparcstation is the registered trademark of Sun Microsystems, Inc. Solaris is the trademark of Sun Microsystems, Inc. ViewDraw is the registered trademark of Viewlogic Systems, Inc. eProduct Designer, Digital Fusion, ViewSim and ViewSynthesis are the trademarks of Cadence Design Systems, Inc. Orcad, Orcad Express and Orcad Capture are the registered trademarks of Cadence Design Systems, Inc. FPGA Express, FPGA Compiler, Design Compiler and VSS VHDL Simulator are the trademarks of Synopsys, Inc. Windows and Windows NT are trademarks of Microsoft Corporation. Sinplify is the registered trademark of Synplicity, Inc. ModelSim is the trademark of Model Technology Corporation. Verilog is the trademark of Gateway Design Automation Corporation. Vital is the registered trademark of PureTech Waters of America, Inc.

Other terms and product names may be trademarks of others

Other terms and product names may be trademarks of others.

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Atmel Smart Card ICs Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-357-000 FAX (44) 1355-242-743

Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

> *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309



